Archives for VHDL

Computing 3n+1 with an FPGA
USB data transfer in VHDL
3n+1 iteration: FPGA vs CPU